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Abstract 
ICs can be powered directly by light when a supply voltage source capa- 
ble of generating a multiple of the open clrcult voltage of one pnqnctlon 1s 
available on a chip Two schemes have been mvestlgated for cascading photo- 
voltalc cells on the chip The structures can be made compatible with 
standard bipolar processes Deep Ion lmplantatlons have been used here to 
realize the multiple-Junction structure Power losses due to photocurrents 
ongmatmg from msulatlon Junctions m the cascade can be kept to a mm+ 
mum The surface areas of two adJacent cells have to satisfy a definite 
relation to ensure the build-up of output voltage Operating under sunlight 
condltlons, 0 6 mW/cm2 has been generated m a cascade of three cells With 
appropnate optical coatmgs on the slhcon surface and optimized cell dlmen- 
slons, It should be possible to generate a few mllhwatts per cm2 The struc- 
tures may have apphcatlons m electronic clrcults for glass flbres or can be 
used to power small CMOS clrcults 
Introduction 
There are several concewable sltuatlons where hght could be used 
advantageously to power mtegrated clrcults, d a few volts output voltage 1s 
generated Signal processmg circuitry could be integrated together with a 
light sensor to generate T2 L-compatible voltages In combmatlon with 12L, 
where light can generate gate current directly [ 11, a voltage source with a 
somewhat larger output voltage than one diode-drop could power interface 
circuits 
A single photovoltalc cell will use the bulk of the chip as one termmal 
of the device Insulating Junctions that have to be reverse biased are neces- 
sary to connect cells m senes Since these Junctions are also unavoidably 
lrradlated with hght, special measures will have to be taken to prevent the 
generated photocurrent from forward blasmg the Junctions At the same 
time a transistor 1s created that could Jeopardize the mtended b&d-up of 
output voltage Two schemes where these potential problems are prevented 
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have been realized, and are presented here The device structure m the 
schemes IS such that the process can be made compatxble with standard 
bipolar processes Ion xmplantatlon 1s used here to show the feaslblhty of a 
fully-implanted bipolar process, where deep lmplantatlons (1 MeV) are used 
to avoid eplwafers 
However, a classical bipolar process would have the advantage of Junc- 
tlons appearing at a greater depth, thus mcreasmg the collection efflclency 
of generated carriers 
A reahstlc requirement of a power source 1s that even when used for 
small clrcults, close to a mllhwatt should be produced In sunlight condl- 
trons, with a good optical coating, a single photovoltalc cell generates 30 - 35 
mA/cm2 with an open clrcult voltage of the order of 0 55 V, hence several 
mW/cm2 are generated If we aim at chip sizes smaller than 1 cm’, then we 
conclude that the power loss due to cascading of the cells has to be kept well 
under control 
A Two-JuntAIon structure 
The most straightforward realization of a cascade LS 
The top np-Junction will collect generated carriers 
shown m Fig 1 
from Just under the 
sillcon surface to roughly half way down the p-layer (depending on the 
recombmatlon velocity at the S1-S102 interface and the ratio of voltages 
across the two pn-Junctions), and the bottom Junction will collect generated 
carriers from the bottom half of the p-layer, and from the bulk wlthm the 
diffusion length from the Junction The bulk 1s the reference electrode and 
the top np-Junction generates the output photocurrent and photovoltage 
The lower Junction takes care of the msulatlon of the cells and has to be 
reverse biased (or zero biased m the case of the fast cell) Klrchoff’s current 
law can be applied to node A m the equivalent cxcult dragram (Fig l(b)) 
I out, = IL1 + I,, - (1 - qI)~, - (1 - %p)-72 (11 
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Fig I (a) Cascade of photocells In the two-ymctlon structure, (b) the network equivalent 
of the structure, showing the d c Ebers-Moll equivalent of the transistors 
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where ILI, 2 are the generated photocurrents, and II, 2 the transistor currents 
I out IS the output current of the cell, and (Yd and C& are the emitter effrcien- 
cles of the downward and upward transistors respectively 
The condltlon of reverse bias for the msulatlon Junction requires Iz = 0, 
so at least 
I out, > IL1 + IL2 - (I -ad)Il 
This condltlon should be satlsfled for all operatmg condltlons of cell 2, the 
severest being short clrcultmg cell 2, when II = 0 The maxlmum output 
current of cell 2 is IL, I,, is a loss current 
Condltlon (2) can, mutates mutundzs, also be derived for node B, and 
when we introduce a loss current ratio, e21 = IL2/IL1, condltlon (2) can be 
transformed into a condltlon for the ratlo of surface areas of two adlacent 
cells m the cascade, since 
where the indices I and E + 1 refer to cell numbers, and A 1s the surface area 
For all cells m the cascade, the bottom Junction generates a loss cur- 
rent For a correct comparison of the power efflclency of a cascade of 1 cells 
to that of one photovoltalc cell, we can relate the available power per unit 
surface area of an z-cell cascade, p,, to the total avallable power per unit 
surface of both Junctions, p 1 + p2, of one cell as 
PI 1 
Pl +P2 < (1 + E2$ + . + (1 + EZ1) 
(4) 
The analysis of the role of the parasltlc transistors 1s slmphfled when condl- 
tion (2) 1s observed The bulk p-Junction will not behave as an emitter-base 
Junction of an upward transistor, so only the downward npn transistor will 
operate m the normal mode The effect of this transistor 1s that electrons 
commg from the top n-layer will diffuse through the p-layer to the bulk, 
instead of recombmmg m the p-layer This has no effect on the output 
current of the cell, nor on the voItage across the top np-Junction The 
operation of the scheme 1s independent of the current amphflcatlon factors 
of the transistor, and it can thus be implemented m any bipolar process 
It must be noted, however, that the sheet resistances of the burled 
layers must be kept as low as possible For the lmplantatlon profile of Fig 5, 
which IS (except for the top p-layer) the profile used for this structure, the 
bottom p-layer has a sheet resistance of =l kS2/0 When low reslstlve con- 
tacts are made on all four sides of the burled layer, lateral currents will not 
be large enough to estabhsh voltage drops that effectively forward bias the 
bottom Junction, and thus would reduce the output voltage of the cell 
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Reaka tmn and results 
Figure 2 shows a chip photograph and I-V characterlstlcs of a series 
connection of three cells operated under low mtenslty TL u-radiation For 
this condltlon, the loss current ratio, ezl, was measured to be 0 8 In du-ect 
sunhght this ratio was 3, indicating the presence of intense long wavelength 
radlatlon Sunlight filtered through a blue filter yields a small loss current 
ratio Ezl = 0 2, so the two-Junction structure wxJl be most effective when 
short wavelength light 1s used The burled p-layer was made using a 1 MeV 
boron implantation with a peak concentration of IO’* cme3 at 1 6 pm from 
the surface The top n-layer 1s diffused from a phosphorus-doped oxide to 
gme a high surface concentration for an ohmic contact 
cell 2 cdl 2+3 Cell 2+3+5 
I tlmm2 l5mm2 2lmm2 
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PO 
sunlqht t=3 
blue light CM3 2 
Fig 2 Chtp photograph and I-V characterlstlcs under low-mtenslty TL madlatlon 
B. Three-Junction structure 
To mmlmlze the loss current ratlo, the collectmg range of the loss diode 
can be reduced by addmg an extra Junction under the insulating Junction A 
three-IunctIon device 1s now obtained, as shown m Fig 3 
In fact a p-layer IS introduced on top, which permits us to remam on an 
n-substrate Output currents and voltage now have opposite signs compared 
to those of the two-Junction structure 
Since the creation of a deep n-type layer w&h Ion lmplantatlon requires 
very high acceleratmg voltages, a pnp structure has been chosen, but m 
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Fig 3 (a) Three-Junction device with reduced loss Two Junctions of the first cell are con- 
nected m senes, further cells have their bottom Junction shortened (b) Clrcult equivalent 
showmg only the active Junctions 
prmclple npn structures can also be used, of course Condltlon (2) can still 
be apphed to node A, but since Junction 2 collects generated mmorltles from 
a smaller depth m the silicon and hence ~111 show a small photocurrent, the 
surface areas of two adjacent cells can be nearly equal 
A different power efficiency will now result, since the bottom Junction 
from the first cell 1s also used 
P* 
< 
(l + 1)/U + E21 + E3l) 
Pl+PZ+PJ 1 + (1 + E21) + + (1 + EJ-’ (5) 
where ejl = IL3/ILI The series connection of the bottom and top IunctIons 
m the fust cell IS only possible when IL3 > IL1 When this 1s not the case, 
both bottom Junctions of cell 1 have to be shortened and the power effl- 
clency reduces to 
P* 
< 
E/O + E21 + E3l) 
Pl +P2+P3 1 + (1 + E21) + + (1 + EZl)I_1 
The role of the parasitic transistors can be analysed relatively simply when 
the operating condltlons of the cascade are agam observed Only downward 
transistors are active, which will not affect the output capablhtles of the 
structure This flexlblllty allows adaptation of the process to other bipolar 
processes 
Realtzatlon and results 
Figure 4 shows a chip photograph and I-V curves of three senes- 
connected cells, operated at low-mtenslty TL lnadlatlon The small output 
current of cell 4 1s caused by its small size compared to ceI1 3 Cell 4 could 
have been made larger, while still satlsfymg the operatmg condltlons of the 
cascade Under the same light condltlons as for the two-Junction structure, 
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Fig 4 Chip photograph of three-Junction structures and I-V charactemtrcs of the 
cascade 
the loss ratlo e21 = 0 15, z e , It LS five times smaller The bottom Junction 
loss, E3l = 2, 1s larger than ezL of the two-Junction structure because of the 
reduced collection depth of the top Junction due to the lmplantatlon of the 
extra p-layer 
With the three largest cells of the chip cascaded and n-radiated with 
direct sunhght, an output voltage of 1 53 V and short-clrcult current of 45 
PA were produced The total surface area of the cascade was 11 mm2, and 
no special coatmg on the chip surface was apphed It 1s reasonable to expect 
that this result of 0 6 mW/cm2 can be improved srgnlflcantly when the device 
1s optimized for the sunlight spectrum 
The impurity profile of the realrzed structure 1s as m Fig 5 Only one 
15 mmute anneal at 900 “C IS applied to activate the lmpuntles and remove 
the damage Junction leakage currents smaller than 50 nA/cm2 were 
obtained To enhance the collection efficiency of the top Junction, a built-ln 
electric field couId be estabhshed by creating a gradient m the top boron 
implantation 
D~scusslon 
The output power avzulable from a photovoltalc cell depends on the 
collection efficiency of generated mmorltles at the Junction, and on the 
value of the reverse saturation current of the diode 
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Fig 5 Impurity profde of the three-Junction device 
The collection efflclency can be optimized by, e g , adlusting the depth 
of the junction The lifetimes of mmontles at both sides of the Junction 
should be made as large as possible, which means that dopmg concentrations 
should be kept low A small reverse leakage current, however, requires high 
doping concentrations and large diffusion lengths, and/or widely spaced 
Junctions 
The two-Junction structure unll be partxularly suitable for short- 
wavelength light, since only then can a low loss ratio be obtained The 
operating conditions for the three-Junction structure are less cntical, the loss 
ratio ell 1s low for all light frequencies, but the bottom Junction of the first 
cell requires some long-wavelength light m order to generate enough current 
to dnve the top Junction 
Since condltlon (3) 1s the only condltlon that always has to be satlshed, 
the device structure can be chosen such that dopmg profiles and Junction 
depths are optimum for the apphcatlon concerned 
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